Clock and Data Recovery PLL Design Considerations in 0.1 um CMOS
This post links to a paper that discusses clock and data recovery PLL design considerations in 0.1 um CMOS. Link:...
top of page
ZACH'S BLOG
Implementing a 5-bit Folding and Interpolating Analog to Digital Converter
This post links to a paper presenting the physical design of a 5-bit folding and interpolating analog-to-digital converter. Link:...
A Machine to Support Autonomic Computing
This post links to a 2005 paper that delved into the world of autonomic computing from IBM's Autonomic Computing initiative. This paper...
An Embedded Real-Time Autonomic Architecture
This post lists the abstract and a link to a paper I wrote and published in 2005 with one other person on an autonomic embedded computing...
A MEMS-CMOS Tri-Axial Rate Gyroscope Controlled Using a Time-MultiplexedSensor-Actuator Architecture
This post presents a paper describing a MEMS-CMOS gyroscope I designed for a course at the University of Colorado. I'm posting it so I...
A Fast Ternary CAM Design for IP Networking Applications
This post lists the abstract and links to the paper I wrote with two others describing a TCAM we designed and simulated. It was published...
bottom of page